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Near threshold computing has unraveled a promising design space for energy efficient computing. However, it is still plagued by sub-optimal system performance. Application characteristics and
hardware non-idealities of conventional architectures (those optimized for nominal voltage) prevent
us from fully leveraging the potential of NTC systems. Increasing the computational core count still
forms the bedrock of a multitude of contemporary works that address the problem of performance
degradation in NTC systems. However, these works do not categorically address the shortcomings
of the conventional on-chip interconnect fabric in a many core environment. In this work, we quantitatively demonstrate the performance bottleneck created by a conventional NTC architecture in
many-core NTC systems. To reclaim the performance lost due to a sub-optimal NoC in many-core
NTC systems, we propose BoostNoC—a power efficient, multi-layered network-on-chip architecture.
BoostNoC improves the system performance by nearly 2× over a conventional NTC system, while
largely sustaining its energy benefits. Further, capitalizing on the application characteristics, we
propose two BoostNoC derivative designs: (i) PG BoostNoC; and (ii) Drowsy BoostNoC; to improve
the energy efficiency by 1.4× and 1.37×, respectively over conventional NTC system.
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1. INTRODUCTION
Modern many-core chip design is plagued by barriers of
prohibitive energy constraints and restrictive power budgets, while it is still expected to cater to the demands of
diversified applications. Near threshold computing (NTC)
comes as a saving grace to the energy-efficient computing
paradigm by aggressively operating all computing platforms with a supply voltage close to the transistor threshold voltage. However, the tremendous increase in energy
efficiency comes at the cost of a steep performance loss
and performance variability (due to process variation).1
Further, traditional many-core architectures designed to
perform at nominal voltages yield sub-optimal performance at NTC. While a majority of existing literature
focuses on optimizing the computing cores, research on
the on-chip communication’s impact at NTC has taken a
back seat. In this context, we meticulously evaluate the
application level and hardware performance characteristics of many-core NTC systems to specifically isolate the
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impact of the on-chip communication fabric—network-onchip (NoC).
NTC circuits typically employ more devices to exploit
application parallelism and compensate for the performance loss of a single device.1 A direct consequence of
this approach is the increased communication demand on
the NoC owing to simultaneous interaction of many cores.
This heightened communication demand, along with the
following three prominent factors, delivers a severe blow
to the on-chip communication latency and performance.
First, we see an increase in the inter-core packet hop
distance by virtue of an increase in the computational
core count. Second, the supply voltage scaling to near
threshold results in a massive reduction of the NoC operational frequency. Finally, the unavoidable effects of process variation (PV) presents a tremendous challenge in
NTC systems. In this work, we demonstrate that the traditional on-chip communication fabric creates a severe performance bottleneck in NTC systems. In addition, we seek
a solution to regain the lost performance without compromising on the energy efficiency of the system.
Contemporary research on NoC topology and architectures such as clustered NoC,2 hierarchical NoC3 and
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focus on developing circuits and optimizing the computatile based NoC,4 5 have aimed to reduce the inter-core
packet hop distance.While these works are an important
tion and memory for a many core NTC system [1, 4, 7–9].
step forward, they do not adequately address the chalDreslinski et al. identified some of the prominent challenges of reduced operational frequency and PV induced
lenges hindering NTC from entering main stream system
performance variation posed by the NTC regime. Hence,
design and proposed some preliminary directions.1 Two
to improve the NoC performance without compromising
key challenges have prevented us from fully leveraging
on the energy efficiency, we propose BoostNoC—a power
the potential of near threshold computing: (a) parametric
efficient, multi-layered NoC architecture that efficiently
variation and (b) performance loss.1
caters to the demands of many-core NTC systems. BoostParametric variation: To fully understand the impact
NoC is made up of two architecturally homogeneous layers
of PV and capture the increased sensitivity to PV at
contrasted in their design characteristics. While one layer
NTC, researchers have developed microarchitectural PV
is optimized for power, the other is optimized to boost
models.7 Further, several innovative solutions, such as
the NoC performance under high communication loads.
the use of PV tolerant memory structures,8 use of mulTo the best of our knowledge, this is the first work to
tiple voltage-frequency domains,4 use of single voltage
exploit the unique opportunity presented by the variation
and multiple frequency domains,9 and computational core
in communication load across epochs to efficiently boost
pipeline weaving,10 among others, have been proposed to
the NoC performance in NTC regime.
tackle the challenges arising due to PV.
In the preceding version of this work,6 we critically
Performance loss: To reclaim the lost performance
analyzed the factors affecting the performance in manycaused by the reduction in operating frequency, contemcore NTC systems. Our analysis clearly demonstrated that,
porary works have proposed circuit-architectural solutions,
the NoC communication bottleneck played a critical role
such as device optimization by improving channel dopin the system’s sub-optimal performance at NTC. We
ing profile,1 11 re-organization of private and shared cache
proposed BoostNoC—a multilayered homogeneous NoC
structure,12 super-pipeling13 and clustered architecture,1 4
architecture, to boost the NoC performance under high
But the most intuitive approach has been to increase
communication load, and at the same time largely susthe number of computational cores to exploit application
tain the power and energy benefits of an NTC system. In
parallelism.4 14 A direct consequence of this approach has
this manuscript, we build on our previous work, and carebeen the tremendous increase in the on-chip communicafully discuss key application sensitive
design decisions.
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nize
this
increase
in
communication
demand,14 no previous
design augmentations—power gated and drowsy Delivered
routers, by Ingenta
work tackles the performance bottleneck arising as its
using key metrics such as peak power, system performance
aftermath.
and energy efficiency. Our key enhancements exclusive to
Contemporary works on NoC energy efficiency reveal
this manuscript, are as follows:
that
although power-gating of idle NoC routers can sig• We examine the router occupation over the duration of
nificantly
reduce the static power, it comes at the cost
applications, to fuel our BoostNoC optimization design
of
significant
performance and energy overheads.15–17
augmentations (Section 5).
In applications with a high communication load, mere
• We propose PG BoostNoC—a design augmentation to
power-gating of idle routers incurs substantial wake-up
power gate the unused routers in the BoPeL (Boost Peroverheads. Chen et al. have proposed a power-aware NoC,
formance Layer), to improve the peak power consumpNoRD (node and router decoupling), that enables powertion, and energy efficiency of the BoostNoC architecture
gating bypass to prevent the node’s ability from transfer(Section 5.2).
ring packets, thereby prolonging the router’s idle period
• We thoroughly evaluate the PG BoostNoC augmentation
duration.15 Farrokhbakht et al. have proposed an efficient
considering the in-die process variations prevalent in near
and scalable method for power gating NoC routers that
threshold systems, using metrics such as average packet
reduces the wake ups by leveraging the characteristics
latency, system performance, peak power and energy effiof deterministic routing algorithms and mesh topology.18
ciency (Section 7).
Similarly, Matsutani et al. have proposed a sleep control• We present the difference between the two BoostNoC
based look ahead routing that identifies the packet arrival
design augmentations—PG BoostNoC and Drowsy Boosttwo hops ahead and thereby reducing the wake-up delay
NoC and correlate the obtained data with application charand frequent short-term sleep of channels.17 Samih et al.
acteristics to make recommendations based on application
characteristics (Section 7.6).
have proposed Router Parking technique for CMPs that
selectively power-gates the routers attached to the idle
cores. They have also proposed two router parking algo2. RELATED WORK
rithms to ensure the impact on packet latency is minimal.19
Bogdan et al. have previously studied workload characterOver the last decade, near threshold computing has been
studied extensively, and a major share of these works
ization, and modeling to leverage NoC traffic to improve
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J. Low Power Electron. 15, 115–128, 2019

Rajamanikkam et al.

Energy Efficient Network-on-Chip Architectures for Many-Core Near-Threshold Computing System

power/performance of many core systems.20 21 However,
no prior work categorically addresses the shortcoming of
on-chip communication in many core NTC systems.
Our work in this paper advances the research in this
domain and focuses on optimizing the on-chip communication in many-core NTC systems. We make the following
specific contributions:
• Clearly demonstrate the performance bottleneck created by sub-optimal NoC architectures in manycore NTC
systems.
• Propose and evaluate a multilayered NoC architecture,
BoostNoC, to boost the performance, while largely sustaining the power and energy efficiency benefits in a manycore NTC system.
• Develop optimal variants of BoostNoC, by meticulously
analyzing the application characteristics and the NoC network traffic in many-core NTC system.

Fig. 1.

Limitation due to application characteristics.

NTC systems with hundreds of cores will result in decidedly sub-optimal performance.

3.2. Hardware Performance Characteristics
To quantify the impact of notable hardware charac3. MOTIVATION
teristics such as memory access latency and intercore
In this section, we quantitatively assess the performance
communication on system performance, we consider a
bottlenecks in a NTC many-core system. The performance
popular tile based 128-core architecture as our baseline
of a many-core NTC has two major contributing factors:
NTC system.4 22 The 128 cores are organized as 32 tiles
application level and hardware performance characteris(8 × 4) interconnected by a mesh network, with each tile
tics. To understand application level characteristics, we
consisting of 4 cores. We configure three systems and their
study the performance scalability of various applications
parameters are shown in the Table I (Section 6 presents a
under an idealized hardware in Section 3.1. To carefully
detailed discussion of the methodology). The ideal system
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acteristics, we decouple two of its major
components:
access
and
on-chip
communication. For interconnect botDelivered by Ingenta
off-chip memory latency (Section 3.2) and on-chip intertleneck, we employed mesh network with a cycle latency
connect latency (Section 3.2). Our rigorous experimental
for each hop between the nodes. Similarly, for memory
data clearly demonstrates that on-chip interconnect latenbottleneck, we configured 10 cycle latency for each offcies are the most dominant performance bottlenecks in an
chip memory access. We use Instructions Per Second (IPS)
NTC many-core system.
as an accurate metric to evaluate the performance of these
systems.
3.1. Application Performance Characteristics
Memory Access: Figure 2(a) illustrates the performance
degradation
due to off-chip memory access latency in a
Application speedups from parallel execution are bound by
128-core
NTC
system. Our analysis proves that memory
the prevailing fraction of serial code and do not improve
access
is
not
a
prominent cause for performance bottlelinearly with an increase in the computational core count.
neck
in
NTC
systems.
We observe that the average perSince the fraction of serial code varies across applications,
formance
degradation
due
to memory access latency is a
it is critical to understand this application level bottleneck
mere
0.7%
and
the
highest
degradation suffered is 1.5%
when we comparatively analyze (super-threshold computing) STC and NTC systems.
Figure 1 shows the effective application speedups
Table I. System configurations used to quantitatively analyze the performance bottleneck in many-core NTC systems.
obtained when a representative set of parallel workloads
(SPLASH2 benchmarks) are executed on ideal hardware
Ideal
Interconnect
Memory
by scaling the processor count from 1 to 128 cores. The
Parameters
system
bottleneck
bottleneck
evaluation methodology used for this analysis is presented
Architecture
Intel xeon processor ES series
in detail in Section 6. We observe that only a couple of
Cores
Tile-based 128 cores
applications in this diverse set of benchmarks, can effecVoltage
0.35 V
tively scale beyond 60 cores. Benchmarks like radiosity,
Frequency
200 MHz
Technology
22 nm
cholesky and barnes, have nearly ideal speedup indicating
Memory
latency
1
cycle
1
cycle
10 cycle
very little overheads due to the serial portions of the code.
NoC
latency
1
cycle
2D
Mesh
NoC
1 cycle
Other applications like water.sp and raytrace have large
(1 cycle/hop)
portions of serial code. Deploying these applications in
J. Low Power Electron. 15, 115–128, 2019
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Fig. 2. Quantitative analysis of hardware characteristics to identify the cause of sub-optimal system level performance in many-core NTC systems.

for the fft application. The baseline is considered to be a
average, in a tile-based 128 core NTC system. Applications such as fft and radiosity, suffer a latency degrada128-core NTC system with ideal memory access latency
tion of nearly 16×. The increase in inter-core packet hop
as shown in Table I.
distance, along with the added detriment of reduced operOn-Chip Communication: Figure 2(b) shows that the
ating frequency, considerably increase the average packet
system performance degrades significantly due to the
latency.
on-chip communication (network-on-chip) latency in a
128-core NTC system. Compared to an ideal system, the
3.3. Significance
average performance degradation is a significant 50%,
The degradation in performance due to application
while radiosity and fft suffer from nearly 90% degradation
(Section 3.1) and hardware characteristics (Section 3.2)
in performance. Our evaluations reveal that the following
help us characterize the demand in NTC systems. Our findthree factors play a decisive role in the degradation in NoC
ings clearly demonstrate that the on-chip communication
performance.
is a severe bottleneck in many-core NTC systems. Hence,
• Increase in communication demand: When comparing
we propose BoostNoC, a novel power-efficient NoC archithe volume of packets injected in a 128-core NTC systecture for NTC systems to efficiently reclaim the lost
tem to an isopower 16-core STC system, we found that
performance.
the volume of injected packets increased by more than
IP: 129.123.124.101 On: Fri, 06 Sep 2019 21:47:09
3× in the NTC system. The rise in core
count results
in Scientific Publishers
Copyright:
American
the increase of both inter-core, as well as, cores-memory
BOOSTNoC ARCHITECTURE
Delivered by4.Ingenta
communication.
4.1. Design Overview
• Diverse latency distribution in NTC: Figure 3(a) illusWe envisage a multi-layered NoC architecture, where
trates the distribution of communication latency in a
the layers are architecturally homogeneous but optimized
128-core NTC system. We observe that, on an average,
to contrasting design considerations. Our work in this
more than 30% of the packets have a latency greater than
paper demonstrates a novel incarnation of this concept—
10 cycles. A similar analysis in the STC system showed
BoostNoC—that exploits the temporal nature of communithat a mere 5% of the packets have a latency greater than
cation demand in NTC systems. The temporal nature refers
10. This diversity in latency distribution is the resultant of
to the variation of communication load across different
increased inter-core packet hop distance owing to a rise in
epochs due to the inherent application characteristics.
the core count.
Figure 4 illustrates the framework of our novel Boost• Reduced NoC operational frequency: Figure 3(b) shows
NoC architecture. BoostNoC combines two architecturally
that the packet latency degrades by more than 6×, on
homogeneous layers that are optimized to contrasting

Fig. 3. Characterizing the loss in NoC performance in NTC. (a) Present the distribution of packet latency (in cycles) and (b) shows the degradation
in packet latency in NTC systems.

118

J. Low Power Electron. 15, 115–128, 2019

Rajamanikkam et al.

Fig. 4.

Energy Efficient Network-on-Chip Architectures for Many-Core Near-Threshold Computing System

BoostNOC architecture. The figure also shows the functional diagrams of the router and layer controllers.

design parameters. Based on the communication load,
BoostNoC dynamically switches between the layers. While
one layer is optimized for power efficient data transmission, the other layer is used to bolster the NoC performance. We detail the technicalities of BoostNoC in the
following sections.

cores are quiet (low communication demand). This temporal variation of network utilization can be correlated to
the volume of injected packets experiencing long intercore packet hop distance. Figure 6 illustrates this correlation for the fft benchmark. We see a sharp rise in network
utilization in epochs with a high volume of long-distance
packets.
Our novel BoostNoC architecture aims to exploit this
temporal variation in communication demand by trading
off chip area to bolster the NoC performance and energy
efficiency.

4.2. Temporal Communication Demand
Figure 5 shows the on-chip communication network utilization trend of 4 representative applications, running on
a 128-core NTC system. The x-axis represents consecutive intervals during the application runtime. In most
4.3. BoostNoC Layers
benchmarks, we see discernible patterns in the communication demand that fluctuates between
epochs.
In
few
Two
homologous layers of NoC routers
IP: 129.123.124.101 On: Fri,
06 architecturally
Sep 2019 21:47:09
Copyright:
American
Scientific
Publishersin a mesh topology to frame the
epochs the cores are highly voluble creating
a high
load
are interconnected
Delivered
Ingenta architecture. The two layers share the links
on the communication fabric, while in other epochs
most by
BoostNoC

Fig. 5. Temporal variation of communication load for 4 different benchmarks. The plots illustrate network communication load (in %) during
consecutive intervals of 2000 cycles for the whole application runtime. We see discernible patterns in all applications.
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Fig. 6. Correlation between communication load and volume of long distance communication for the fft application. (b) shows the volume of long
distance packets in consecutive epochs of 20000 cycles. The x-axis represents the application runtime in cycles.

between the routers as shown Figure 4. The two
4.4. Switchover Mechanism
layers are:
Two switchover between the layers is the crux of the
BoostNoC architecture. The primary constraint while
Frugal power usage layer (FruPUL): The routers in this
switching between the two layers is to maintain lossless
layer are optimized to operate in the near threshold voltcommunication of packets while incurring minimal switchage regime to provide power-efficient operation at a low
ing overheads. Figure 7 illustrates the process of switching
communication load.
between layers. Keeping the defined constraints in mind,
Boost performance layer (BoPeL): The routers in this
we envisage four operational phases of the switchover
layer are optimized to operate at the nominal voltage to
mechanism explained below in conjunction with Figure 7.
bolster the NoC performance under a high communica• Pre-initiate: During normal NoC operation, one of the
tion load. The objective of BoPeL is to drain the in-flight
layers is active and the other is powered off. In this interpackets at a quicker rate and offset the latency degradation
val, the aggregate buffer occupancy of the routers in the
caused by voluminous long distance
communication. On: Fri, 06 Sep 2019 21:47:09
IP: 129.123.124.101
active layer is carefully monitored. The buffer occupancy
Copyright:
At any given time, only one layer plays
an activeAmerican
role in Scientific Publishers
information
Delivered
Ingenta serves as an indicator of the communication
the communication fabric and the other layer is turned
off. byload
on the network. It is the cardinal parameter behind
FruPUL is the default active layer as the cores are conthe decision making process involved in switching between
sidered to be operating in the NTC regime. During epochs
the layers. In Figure 7, we observe that FruPUL is active
with high communication loads, BoPeL is activated (and
and the communication load is being monitored. When the
FruPUL deactivated) to meet the demand and boost the
load increases, the decision to switch to BoPeL is made.
NoC’s performance. The layer switchover mechanism and
• Initiate: Based on the decision, BoPeL is signaled to
the cost associated with it are discussed in Section 4.4.
switch on. During the same time, all the routers in FruPUL

Fig. 7. Operational phases of the switchover mechanism.
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are instructed to process the in-flight flits in each router
and forward them to the input buffers of their respective downstream routers. The flits already present in each
router’s input buffers maintain status quo. We call this process flit safeguarding. The process of flit safeguarding is
allowed to continue and complete until BoPeL (the other
layer) is switched on and ready to handle traffic.
• Transfer: Once BoPeL signals ready, the packets in the
input buffers of routers in FruPUL (one layer) are transferred to the corresponding routers in BoPeL (the other
layer). The novel buffer content transfer mechanism overcomes the need to drain packets from the network and is
elaborated in Section 4.5.
• Terminate: On receiving a signal from FruPUL that the
buffer content transfer is successful and that all its buffers
are empty, the layer is signaled to be powered off. Simultaneously, BoPeL is waved to begin normal operation.

Layer Controller (LC): The role of the layer controller is
to monitor the network communication load by aggregating the information sent from individual router controllers.
It functions like the brain of BoostNoC, and plays a central role in the decision process to switch between layers.
Algorithm 1 shows the basic operation of the LC. As an
initial setup, LC acknowledges the active layer (ack LX)
and records the buffer occupancy of the routers in that
layer (lines 1–6). It then continually monitors the average buffer occupancy information sent by individual router
controllers during each epoch and based on the rules set
in lines 7–15, it decides if a switchover in layer will yield
a better outcome. In our experiments, we switch to BePeL
layer when the average buffer utilization exceeds between
70% and 80%, depending on the buffer occupancy characteristics of the application. Once the decision is made to
switch between layers, LC signals to turn on the alternate
layer (reqactiv LX) and instructs the individual router controllers (RC) to trigger flit safeguarding (init fs). On receiv4.5. Hardware Control Mechanism
ing a response from the newly activated layer (respactiv
Two BoostNoC architecture requires specific hardware
LX), it instructs all RCs to begin inter-layer buffer content
enhancements to carry out its functions in an orderly fashtransfer (init transbuf) and waits for all RCs to signal for
ion. We adopt two hardware control mechanisms known
transfer completion (resp bufempty). At this point, the LC
as Layer Controller and Router Controller to efficiently
terminates the old layer (term LX), activates the new layer
resolve and regulate the layer operations in the NoC. Each
(begin comm) and goes back to monitoring the communicontroller plays a definitive role to efficiently boost the
cation load.
NoC performance in NTC systems.
Router Controller (RC): RCs are distributed agents with
a
three-fold
functionality:
IP: 129.123.124.101 On: Fri, 06 Sep 2019
21:47:09(a) to sense local changes in the
Algorithm 1 (Layer Controller Operation).
network, (b)
to report gathered information to the LC and
Copyright: American Scientific
Publishers
1: Initialize: Routers = N ;
Number of routers
Delivered by
(c)Ingenta
to actuate responses when directed by the LC. Each
2: Acknowledge: ack_LX
individual RC reports its buffer occupancy to the LC at
3: WaitForAcclimatizationPd();
regular intervals (report bufoc) and waits for a decision.
4: for k = 1 → Routers do
On receiving the init fs signal, the RC performs buffer con5: Evaluate BufferOcupancy(k);
tent transfer as detailed in Section 4.5, reports successful
6: end for
transfer back to the LC and waits for begin comm to restart
7: for k = 1 → Router do
communication in the active layer.
8: Evaluate RouterLocation(k);
Figure 8 illustrates the sequence of handshake signals
9: if (BufferUsage > Usagethreshold ) then
between LC and RC, highlighting the operation of Boost10:
RouterRequested++;
NoC. LC, additionally ensures that once a layer is acti11: end if
vated, it stays active for a set minimum period known
12: end for
as acclimatization period. The acclimatization period is
13: if (Router Requested > Routersignificant ) then
added to amortize the cost associated with the layer
14:
Enable reqactiv_LX;
switchover and to avoid the effect of thrashing between
15: end if
layers.
16: for k = 1 → Routers do
Inter-Layer Buffer Content Transfer: The router con17:
Enable init_fs(k);
troller (shown in Fig. 4) plays a critical role in the
18: end for
inter-layer transfer of packets. The router in FruPUL is
19: WaitFor respactiv_LX;
connected to its counterpart in the BoPeL using a bi20: if (respactiv_LX) then
directional physical link controlled by the RC. The router
21:
Enable init_transbuf();
in each layer consists of n buffers. Once the process of flit
22: end if
safeguarding is complete, RC evaluates the buffer occu23: WaitFor resp_bufempty;
pancy of the active layer. The buffer contents of the active
24: if (resp_bufempty) then
layer are serially copied to the buffers of the router in
25:
Enable term_LX(OLD);
the alternate layer by selecting the appropriate MUX and
26:
Enable begin_comm;
DeMUX signals. A counter keeps track of all transac27: end if
tions between the two layers and once the value matches
J. Low Power Electron. 15, 115–128, 2019
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Fig. 9. Percentage of idle routers in BoPeL.

temporal distribution of communication in BoPeL to classify the BoPeL traffic trends into two categories, and propose BoostNoC derivative designs for optimization.
Sparse communication: The network traffic in BoPeL is
temporally scattered, with only few routers sporadically
Fig. 8. Handshake communication between layer and router controller.
exercised. For example, the BoPeL traffic characteristics
of lu.cont in one epoch (Fig. 10(a)), reveal that the packthe buffer occupancy estimated before the process, the
ets are quickly drained from the network, and for the rest
RC signals the successful completion of buffer transfer.
of the epoch, the communication is sparse. During this
This process happens simultaneously in the entire network.
period, the idle routers can be power gated with minimal
The serial transfer and transaction tracking between the
effect on the NoC performance, giving rise to our first
two layers ensure a lossless transition between the two
BoostNoC augmentation—PG BoostNoC.
layers during a switchover. The cost associated with the
Frequent communication: The network traffic in BoPeL
switchover directly correlates to the buffer occupancy at
gradually reduces, with a subset of the routers frequently
the start of the process and the worst
switchover overIP: case
129.123.124.101
On: Fri,
06 Sep
2019 21:47:09
being
exercised.
For example, fft endures a continued
head depends on the buffer size of the Copyright:
routers.
American Scientific
load, withPublishers
frequent communication spikes as seen in
Delivered byFigure
Ingenta
10(b). Power gating routers is a sub-optimal design
choice under these circumstances, due to the wait time
5. ENERGY EFFICIENT BOOSTNoC
associated with bringing the routers online. However,
ARCHITECTURES
to extract optimal energy efficiency from the intermittent
In this section, we examine the traffic characteristics and
idle routers, we propose the use of drowsy SRAM as the
network utilization of the BoPeL layer for various appliinput buffers—Drowsy BoostNoC (Section 5.3).
cations, to further optimize the BoostNoC architecture.
Based on the key observations (Section 5.1), we pro5.2. PG BoostNoC
pose two design derivatives of BoostNoC—PG BoostNoC
The routers in the BoPeL operate at the nominal voltage,
(Section 5.2) and Drowsy BoostNoC (Section 5.3)—to furand hence have a significantly high power consumption.
ther improve the energy-efficiency.
Idle routers in the BoPeL present an excellent opportunity to further improve the energy efficiency of Boost5.1. Key Observation
NoC. We employ power-gating of individual BoPeL routers
Breaking down the BoostNoC layer switching rule in Algoon observing a drop in the communication load by the
rithm 1, we can state that BoPeL activation predomilayer controller within the layer transition time to FruPuL.
nantly requires a high communication load on the network.
Router controllers that sense the local changes, decouples
Figure 9, presents an interesting observation of the BoPeL
the idle routers from the network, signaling the surroundoperation. In the majority of applications, a large percenting routers about the change in the state. The state transiage of the NoC routers remain idle intermittently, indition between OFF-ON/ON-OFF consume extra cycles and
cating that the communication load at any given time is
incur performance and energy penalties. We evaluate the
spatially concentrated among a few routers. On an average,
performance and energy efficiency of power gating indinearly 60% of the routers remain idle intermittently in each
vidual routers in BoPeL in Section 7.
epoch of BoPeL operation, giving us the impetus to further
optimize the BoostNoC energy efficiency. While the spatial
5.3. Drowsy BoostNoC
concentration of communication load in BoPeL, provides
The routers in the BoPeL operate at the nominal voltage
the necessary information for BoostNoC optimization, it
and hence have a significantly high power consumption.
is not sufficient. On that account, we also examine the
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By introducing drowsy SRAMs as buffers in the router, we
add an additional low power operation mode to improve
the energy efficiency. In this mode, a low voltage is supplied to the inactive routers, thereby reducing the leakage
current. The idle routers are periodically put into drowsy
mode and are woken up when the upstream router requests
credit information. A single cycle cost is added to wake up
a router in the drowsy state.23 The decision to put the idle
routers into the low power mode can be made by the router
controller based on buffer utilization changes. We evaluate the improvement in energy efficiency due to drowsy
routers in BoPeL in Section 7.

level analysis to obtain process variation parameters and
STC to NTC scaling data.

6.1. Architectural Layer
Multi-core Simulation: We model an Intel Xeon E5 series
processor on Sniper multi-core simulator24 with the configuration shown in Table II. The STC system models
16 cores interconnected using a NoC (4×4 2D mesh topology). The NTC system models 128 cores in a tile based
architecture interconnected using a 8 × 4 2D mesh NoC,
with each tile housing 4 cores.22 We use highly parallel
large-set workloads from the Splash 2 benchmark suite to
assess the performance of these systems and collect traces
IP: 129.123.124.101 On: Fri,
2019 21:47:09
of 06
theSep
communication.
We use booksim 2.025 to simuCopyright:
American
Scientific
Publishers
6. METHODOLOGY
late and evaluate the NoC behavior. Splash 2 benchmark
Delivered by Ingenta
Figure 11(a) presents the comprehensive cross-layer
suite consists of parallel and well-diversified applications
that can scale to 128 cores.26 Chen et al. showed that the
methodology we use to evaluate the efficacy of Boostmaximum delay deviation due to within-die PV is a colosNoC architectures using three metrics: peak power, perforsal 200% for the NTC regime at 22 nm and thus cannot
mance and energy efficiency. Architectural simulations are
be discounted.27 We therefore used this delay variation to
performed to assess the performance (Section 6.1), while
model PV-affected NTC core.
the circuit layer analysis contributes valuable information
NoC Simulation: We model a 8 × 4 2D mesh NoC
regarding the design footprint and power characteristics
mimicking a 32 tile-based NTC system on the Booksim
(Section 6.2). Section 6.3 presents the procedure for device

Fig. 11.

(a) BosstNoC cross-layer methodology. (b) STC and NTC system configuration parameters.
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Table II. Area overhead of BoostNoC and its derivatives (baseline is
Always NTC).
Metric
Area overhead

BoostNoC

Drowsy-BoostNoC

PG-BoostNoC

12.4%

13.2%

16.0%

Simulator.25 The router has a 4-stage pipeline of route
computation, virtual channel allocation, switch allocation
and switch traversal. We simulate the traces collected
from Splash2 benchmarks and observe the NoC behavior and study various traffic characteristics. We implement
the BoostNoC architecture with functionality detailed in
Section 4 and evaluate the performance of the NoC. Our
evaluation carefully considers the impact of PV on the
NoC performance.

Rajamanikkam et al.

7. EXPERIMENTAL RESULTS
In this section, we discuss the experimental results
obtained from our simulation of the BoostNoC architecture and its energy-efficient variants considering the within die PV. Section 7.1 summarizes the different schemes
that we use in our simulations for baseline comparison.
We evaluate the effectiveness of our proposed architectures using three metrics performance (Section 7.2 and
Section 7.3), peak power (Section 7.4) and energy efficiency (Section 7.5). In Section 7.6, we present a detailed
trade-off analysis between the two variants of BoostNoC,
based on the application characteristics. We conclude our
results section by presenting the design footprint in terms
of area overhead in Section 7.7.

7.1. Evaluation Schemes
We use five schemes to evaluate our proposed architec6.2. Circuit Layer
tures. They are:
To estimate the design footprint and hardware overheads of
Always NTC: The NoC and the cores are both operated
our architecture, we augment the open source NoC router
in the NTC regime throughout the application runtime. In
RTL28 with the hardware control mechanisms discussed
theory, this scheme is extremely energy efficient however
in Section 4.5. We synthesize the NoC router RTL using
at the cost of a substantial degradation in performance.
the 32 nm standard cell library using Synopsys Design
Moreover, the with-in die process variation significantly
Compiler. We use the DSENT power modeling tool29 to
affects the performance/power characteristics of both the
determine the NoC leakage and dynamic power estimates
cores, as well as, the NoC in this scheme.
considering the PV parameters evaluated in the device
Always STC: In this scheme, the cores are operating in
layer. The network and router configuration are identithe NTC regime, while the NoC is operating at nominal
On: Fri,
06 Sep
2019This
21:47:09
cal in Sniper, Booksim, as well IP:
as, 129.123.124.101
DSENT to maintain
voltage
(STC).
configuration offers the best perforCopyright: American Scientific Publishers
uniformity.
mance
while
taking
a
significant hit in peak power and
Delivered by Ingenta
energy efficiency. The cores substantially suffer from the
6.3. Device Layer
effect of process variation. However, the NoC exhibits
We obtain the 22 nm PTM model for HSPICE simulations
lower variation in performance/power characteristics as it
and customize it in order to generate leakage and dynamic
operates at the STC regime.
power behavior at STC and NTC regimes.30 NTC circuits
BoostNoC: Our proposed BoostNoC architecture, disare highly susceptible to process variation. Our HSPICE
cussed in Section 4, uses two layers (FruPUL and BoPeL)
to provide the best of both worlds. The architecture sacevaluations model the effect of PV based on VARIUSrifices chip area to deliver better performance and energy
NTV31 and we use these results while scaling from STC
efficiency. The process variation affects both cores and
to NTC. The details of our scaling methodology follows:
NoC significantly. Since NoC operates in FruPUL layer
Power Scaling from STC to NTC: Scaling the entire
during most of the application runtime, the effect of propower from the STC to the NTC region presents a methodcess variation is high compared to an always STC scheme.
ological challenge. HSPICE simulation of an entire NoC
PG BoostNoC: In this scheme, the unused routers in the
architecture is computationally intense. To manage the
BoPeL are power gated to reduce the static power concomplexity, we scale the STC power to NTC using the
sumption. As discussed in Section 5.2, the objective of this
following three categories.32
technique is to improve the NoC’s peak power and energy
Combinational logic: This is scaled using the STC/NTC
efficiency, while taking a small hit on performance.
characteristics of the canonical 31 fanout-of-4 inverter14
Drowsy BoostNoC: In this scheme, we employ drowsy
chain as the representing circuit.
SRAMs
as the NoC router buffers (Section 5.3) in the
Storage elements: We scale the on-chip SRAM power
BoPeL.
The
unused routers are able to improve NoC
by investigating the power scaling trend from the STC 6T
33
energy
efficiency
by transitioning into a drowsy state, with
SRAM cell to the NTC-friendly 10T SRAM cell.
a
minuscule
wake
up delay.
Interconnect: We estimate the interconnect power to be
32
50% of the dynamic power based on previous work.
7.2. System Level Performance Analysis
Since scaling the supply voltage equally affects both interconnect power and dynamic power, we assume that their
Figure 12(a) shows the normalized system level perforrelative weight remains unchanged for STC and NTC.
mance of the BoostNoC architecture and its two variants,
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Fig. 12. (a) System level performance improvement of our proposed BosstNoC architectures normalized to Always NTC scheme (high is better).
(b) Normalized reduction in packet latency of BoostNoC compared to Always NTC scheme (lower is better).

considering within-die process variation. The performance
baseline PV-free always NTC NoC. On an average, BoostNoC improves the packet latency by nearly 40% compared
is normalized to the baseline PVfree always NTC scheme.
to a conventional always NTC scheme. The performance
Our results demonstrate that on an average, the BoostNoC
of Drowsy BoostNoC is fairly identical to the BoostNoC
improves the system performance by nearly 2×. Bencharchitecture due to negligible overhead in the transition
marks with a high communication demand such as fft
from drowsy mode to ON state. On the other hand, PG
and radiosity show even higher performance improvement
BoostNoC,
suffers from larger state transition time (power
(nearly 4×). However, applications with low communicagated
OFF
to ON), and hence achieves a slightly higher
tion demand (barnes and water.sp) are less sensitive to
packet
latency
compared to BoostNoC. Always STC perthe boost in operating frequency and hence deliver a small
forms
better
than
BoostNoC as the NoC operates at a
improvement in the system level performance.
higher
frequency
throughout
the application runtime. Our
Our evaluations show that the two variants of
results
demonstrate
that
applications
with high communiBoostNoC—PG BoostNoC (1.74×) and Drowsy BoostNoC
cation
loads
significantly
benefit
from
the BoostNoC archi(1.8×), slightly compromise on the system performance.
tecture,
and,
the
application
characteristics
determine the
This variation in performance is due to the additional time
performance
variation
between
the
two
BoostNoC
variants
IP: 129.123.124.101
On: Fri, 06 Sep 2019 21:47:09
required for the routers to transition
from sleep/drowsy
(Section
7.6).
Copyright:
American
Scientific
Publishers
state to the operational state. As expected, Figure 12(a)
Delivered by Ingenta
demonstrates that, Drowsy BoostNoC offers better perfor7.4. NoC Peak Power Analysis
mance than PG BoostNoC, due to the faster state transition
Figure 13(a) compares the peak power dissipated among
times. We observe that the degree of variation in perforthe different simulation schemes. The values obtained are
mance between the two variants are application dependent
normalized to baseline PV-free always NTC peak power
and is discussed in detail in Section 7.6.
which is expected dissipate the least power. BoostNoC suffers from a nearly 30% rise in the peak power on an
7.3. NoC Performance Analysis
average, due to the switchover to BoPeL which operates
Figure 12(b) illustrates the packet latency reduction due
at the nominal voltage. However, this is noticeably better
to BoostNoC and its variants. This reduction in packet
than the always STC scheme, which incurs more than 2×
increase in peak power.
latency directly translates into a system level perforDrowsy BoostNoC and PG BoostNoC experience peak
mance improvement. Figure 12(b) demonstrates the onpower dissipation values of 20% and 10% over always
chip communication performance as compared to the

Fig. 13. (a) Normalized peak power of BoostNoC architecture compared to PV-free Always NTC (lower is better). (b) Energy efficiency of BoostNoC
architectures normalized to PV-free Always NTC (Higher is better).
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NTC, respectively, which is better than the peak power
seen for BoostNoC. The improvement in peak power seen
in PG BoostNoC, over BoostNoC is due to the reduction
in static power by power-gating the idle routers in the
BoPeL.

results in Figure 14 to the following three key application
characteristics:
Communication load: The duration BoostNoC operation
in BoPeL is a direct resultant of the high communication
load in applications. Applications such as, fft, radiosity and
raytrace process a large percentage of the total packets in
BoPeL, thereby seeing a larger impact due to BoostNoC.
7.5. NoC Energy Efficiency Analysis
Figure 12(a) illustrates the relative impact of BoostNoC,
Figure 13(b) compares the normalized energy efficiency of
and clearly reveals that BoostNoC seizes the opportunity to
the schemes. In a sense, performance delivered per watt
reclaim the lost performance of always STC. Applications
is an accurate measure for comparison of the schemes as
such as barnes and water.sp have relatively low commuit accounts for both performance, as well as, power. Our
nication load, echoing the data that for higher communianalysis shows that, though the performance of the always
cation load, the BoostNoC architecture is more effective.
STC scheme is significantly higher than other schemes,
Communication Frequency: The temporal distribution of
it is highly energy inefficient. The proposed BoostNoC
packets impact the transition between on and drowsy/off
provides a favorable trade-off between power and perforstates, thereby affecting both energy and performance. Fremance, and hence surpasses conventional NTC architecquent arrival of packets favor the use of drowsy SRAMs,
tures by 25%. Both Drowsy BoostNoC and PG BoostNoC
over power gating, due to the wake up delay overheads
further improves the energy efficiency over always NTC
associated with power gating the routers. Communicaby nearly 40%.
tion patterns of cholesky, when compared with radiosity
Water.sp has a low runtime and a low communica(Fig. 5) serve as a good example to analyze the two Boosttion demand limiting the duration of operation in BoPeL.
NoC designs. The spike in network activity in radiosity is
These characteristics of water.sp prohibits BoostNoC from
even, and temporally well distributed, whereas in cholesky,
improving its energy efficiency. Similarly, the meager
we see varying network activity with frequent network
improvement in barnes is due to its high compute and low
spikes. In Figure 14(a), the larger difference in perforcommunication attributes. Applications such as Radiosity,
mance between PG BoostNoC and Drowsy BoostNoC, in
and lu.cont experience larger improvements in energy efficholesky as compared to radiosity emphasizes the impact
ciency, leveraging the BoostNoC architecture well.
IP: 129.123.124.101
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communication
frequency.
Figure 13(b) reveals an interesting
consequence of the
Publishers
Idle Routers:
The spatial distribution of packets in the
variations in application characteristicsCopyright:
on the twoAmerican
design Scientific
Ingenta
also play a significant role in the NoC efficiency,
derivatives of BoostNoC. Section 7.6 presents a Delivered
detailed byBoPeL
as
it
determines
the number of routers that can be put to
analysis on why PG BoostNoC performs better for some
drowsy/off
state.
Correlating Figure 9, with Figure 14(b),
applications, while Drowsy BoostNoC is favorable for
we
observe
that
for
applications that have a higher perothers.
centage of idle routers in the BoPeL, PG BoostNoC has
an edge over drowsy BoostNoC in efficiency. For fft and
7.6. Analysis: PG BoostNoC versus Drowsy BoostNoC
water.sp, which have the lowest percentage of idle routers
While Figures 12 and 13 demonstrate the relative impact
in BoPeL among our tested applications, Drowsy Boostof BoostNoC compared to always NTC and always STC,
NoC is clearly the better choice between the two BoostNoC
Figure 14 primarily analyzes the variation in performance
derivative designs.
and energy efficiency between the design derivatives of
BoostNoC. PG BoostNoC and Drowsy BoostNoC differ
7.7. Design Overheads
primarily in the operation in BoPeL. We observe that
The overheads due to the cost associated with switchapplication characteristics play a key role in deciding an
ing between layers is accounted for in our performance
optimal choice of BoostNoC architecture. We correlate the

Fig. 14. Analysis between drowsy-BoostNoC, PG-BoostNoC and BoostNoC. (a) Normalized system level performance (higher is better). (b) Normalized energy efficiency (higher is better).
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evaluations. BoostNoC sacrifices chip area to deliver better performance and energy efficiency. Table II demonstrates the area overhead of BoostNoC and its derivatives.
The relative chip area increases by 12% as BoostNoC consists of two architecturally homogeneous layers of NoC.
Similarly, the relative chip area for Drowsy-BoostNoc and
PG-BoostNoC increases by 13.2% and 16%, respectively.
However, the design footprint of the LC and the RC logic
is a mere 1.77% of a single layered NoC, and hence,
marginal when compared to the overall chip area.
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